

**EMBEDDED CHIP ENCLOSURE WITH SOLDER-FREE INTERCONNECT**

**Background of the Invention**

This invention relates generally to what are known in the semiconductor field as chip (die) enclosures. More specifically the invention relates to an enclosure wherein one or more semiconductor die/dice are embedded within the base of the enclosure rather than on its surface. In greater specificity, the invention relates to an embedded die enclosure wherein electrical connection to the enclosure is performed through solder-free interconnects.

Enclosures for semiconductor die, sometimes referred to as packages when containing a single die and as multi-chip modules when containing plural die, fall largely into two categories. These categories are based upon enclosure "base" material. The common enclosure base is either ceramic or plastic. The way in which a semiconductor die is operably coupled to such an enclosure and the way in which the enclosure is then operably coupled to the outside world (interconnected) is largely contingent upon this enclosure material.

For typical ceramic enclosures, a semiconductor die is "die attached" to a gold film disposed on a ceramic base. In this stage, a gold/silicon eutectic solder is formed at the die/base interface. Electrical leads for the die are typically configured into an electrical lead frame that is embedded in glass disposed at the periphery of the ceramic base. The bonding pads of the semiconductor die are then bonded to the "fingers" of the electrical lead frame, using ultrasonics for aluminum fingers or gold ball bonding techniques for gold wire fingers. The enclosure and die are then sealed in either a belt furnace or other sealer device using glass or a low temp solder such as gold-tin. Electrical connection of the enclosure such as to a printed circuit board is

p:\patent\pal.pat\nc\82299pat.wpd

-1-

I hereby certify that I deposited the attached paper with the United States Postal Service as "Express Mail Post Office to Addressee" number EV013492-251US in the envelope addressed to: Commissioner of Patents and Trademarks Washington DC 20231 on 4 FEB 2002  
R. Dean J. McNeel  
Signature

**Navy Case No. 82299**

1 through solder connections.

2 For typical plastic enclosures, a semiconductor die is die attached to a gold plated pad on  
3 an electrical lead frame. A gold/silicon eutectic solder is formed at the interface. Gold wire is  
4 then gold ball bonded from the aluminum bonding pads of the semiconductor die to the "fingers"  
5 of the electrical lead frame. The structure is then encapsulated with an "epoxy encapsulant",  
6 such as in a traditional hot-press transfer-molding machine. As with ceramic enclosures,  
7 electrical connection to the plastic-based enclosure is through solder connections.

8 Either of the above-two designs have their limitations.

9 In the ceramic enclosure field, die attach temperatures are typically greater than 400°C.  
10 While these temperatures have allowed successful ceramic enclosure operation, lower processing  
11 temperatures are desirable to enhance quality and reliability.

12 The electrical lead frames used in ceramic enclosures are relatively expensive. In  
13 addition, the combination of gold plated lead frame fingers and die aluminum bonding pads leads  
14 to a potential long term reliability problem in the form of purple plague/intermetallics and  
15 Kirkendall voiding. Further, the wire bonding process requires one wire to be bonded at a time.  
16 This is a relatively costly endeavor.

17 As with all enclosures containing a void therein, there is a possibility of conductive  
18 particles (contaminants) becoming inadvertently sealed within the enclosure. These particles  
19 have the potential of shorting elements of the enclosed electronics. Finally, the sealing process  
20 itself is typically done at high temperatures of about 400°C. As with die attach temperatures,  
21 lowering the seal processing temperatures is desirable to improve quality and reliability.

1 As described, the enclosure is typically electrically interconnected to components outside  
2 the enclosure by soldering the enclosure's leads to printed circuit boards. If this soldering  
3 process is not precisely performed, problems with temperature and solder cracking may result.

4 Plastic enclosures have drawbacks as well. Data indicates that the epoxy encapsulant  
5 materials used with these enclosures contain additives that due to the close proximity to the  
6 semiconductor die create degradation of the device during all radiations levels. It is also known  
7 that gold ball bonding to aluminum bonding pads presents a potential long term reliability  
8 problem in plastic enclosures. This is due to both a bi-metallic system and the presence of  
9 additive materials of the epoxy encapsulant. These problems embody themselves in the form of  
10 purple plague, inter-metallics and Kirkendall voiding.

11 Plastic enclosed modules also experience what is termed "popcorning," where internal  
12 enclosure delamination occurs due to moisture and soldering temperatures, creating enclosure  
13 cracking and electrical problems.

14 Finally, as with ceramic enclosures, the solder interconnections by which the enclosure is  
15 electrically connected to its outside world must be precisely performed. If done imprecisely,  
16 temperature and solder cracking problems may result.

17 To overcome the difficulties and drawbacks of prior art ceramic and plastic enclosure  
18 designs, a radically new approach to the enclosure art is needed. The new enclosure design  
19 should find a way to dispose of the complexities and temperatures of traditional die attach and  
20 sealing methods. The new approach should discard the wire bonding techniques necessary to  
21 attach the die to its electrical lead frame. The approach should ideally do away with traditional

1 electrical lead frames altogether and their need for solder interconnection to printed circuit  
2 boards.

### 3 **Summary of the Invention**

4 An example of the invention begins with a thin fused silica substrate, such as one made  
5 from quartz. The substrate is processed to a thickness that allows it to be easily flexed. The  
6 substrate is then mettalicized on its major planar surfaces. Through techniques such as those  
7 used in the tuning fork industry, an opening is etched in the silica substrate. The substrate is then  
8 cleaned of its mettalicized layers.

9 A die having a patterned topside is then processed to the thickness of the substrate by  
10 lapping the opposite side (backside) of the die. Using conventional "pick and place" equipment,  
11 the thinned die is positioned within the opening of the substrate. The substrate with die-in-place  
12 is mounted on a spinner to enable glass to be spun on both the top and backside surfaces of the  
13 die/substrate combination. The low-viscosity spun-on-glass flows not only on these surfaces but  
14 also between the die and the substrate.

15 Traditional processing techniques are then used to remove the spun-on-glass lying over  
16 the patterned bonding pads of the die. For enhanced thermal characteristics, at least a portion of  
17 the backside spun-on-glass can also be removed where it lies adjacent to the die.

18 The oxide  $AL_2O_3$  on the aluminum bonding pads of the die is then removed, such as with  
19 an eximer laser or equivalent in a vacuum system. After a sputter etch or equivalent in the  
20 pumped down system, aluminum is deposited over the entire topside of the structure, making  
21 good ohmic contact to the  $AL_2O_3$  -free bonding pads.

**Navy Case No. 82299**

1           Using traditional techniques, conductive traces are then constructed to provide electrical  
2 connection from the bonding pads of the embedded die to the periphery of the enclosure for  
3 external electrical interconnect. Since spacing is not dictated by traditional bonding pad sizes  
4 and wire bonding requirements, it is possible to provide a greater number of connectivity lines  
5 per chip side. Metal may also be deposited on the backside of the enclosure for enhanced  
6 thermal heat dissipation.

7           The flexural properties of the thin fused silica (or equivalent) permit the enclosure to be  
8 made arcuate (non-linear) and thereby inserted into a PCB board without solder, making good  
9 ohmic interconnect contact by way of a pressure fit. Multi-sided enclosures and even circular  
10 enclosures are envisioned to be able to be mounted in this manner.

11           As a final processing step, a metal such as copper may be applied to the aluminum traces  
12 at the outer edges of the enclosure where the enclosure's leads will be interconnected with  
13 components "outside" of the enclosure.

14           An object of this invention is to provide a die enclosure wherein traditional die attach  
15 methods are not required.

16           A further object of this invention is to provide a die enclosure wherein the typical wire  
17 bonding techniques necessary to attach the die to its electrical lead frame are made unnecessary.

18           Still another object of this invention is to provide a die enclosure that does away with  
19 traditional electrical lead frames.

20           Still yet another object of this invention is to provide a die enclosure that does not require  
21 the use of solder for interconnecting the die of the enclosure with electronics laying outside of the

enclosure.

Other objects, advantages and new features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanied drawings.

### Brief Description of the Drawings

FIG. 1 is a perspective view of an exemplary block of material as can be used in the process of fabricating a single substrate according to the invention.

FIG. 2 illustrates an exemplary prospective view of an enclosure base as may be used in the invention.

FIG. 3 illustrates by way of example hole (aperture) processing.

FIG. 4 illustrates a processed enclosure base with aperture according to one embodiment of the invention.

FIG. 5 is a sectioned side view of one embodiment of the invention.

FIG. 6 illustrates an example processing step of the invention wherein a number of enclosure substrates with die are shown.

FIG. 7 is partial sectioned side view according to an embodiment of the invention.

FIG. 8 is a sectioned side view of a stage in the processing of an example of the enclosure of the invention.

FIG. 9 shows part of a further processing stage of the invention.

FIG. 10 is a partial sectioned side view illustrating another step in the processing of the invention.

FIGS. 11 A and B show top and partial side-cross sectioned views, respectively, of the embedded die enclosure according to the invention.

FIGS. 12 A and B are representative uses of one embodiment of the invention.

FIGS. 13 A and B are representative uses of another embodiment of the invention.

FIGS. 14 A and B are representative cross-sections illustrating straight and tapered apertures, respectively, as may be used with the invention.

### Description of the Preferred Embodiment

Figure 1 illustrates an example process for fabricating the invention for a 0.250" x 0.250" x 0.021" typical complementary metal oxide semiconductor (CMOS) integrated circuit. The invention can be used for any size single device or for a multi-chip module, having both internal (between chip) and external interconnections.

The enclosure process to be described can be automated for batch process mass-production wherein dimensions may vary. The dimensions used in this description are typical and are used for example purposes.

The process begins with a 1" x 1" x 1" fused silica block 10 with registration notch 12. Planar substrates 14 of approximately 0.015" thickness are cut from block 10, yielding about 50 substrates. The substrates are then lapped and polished to 0.010" (typical) thickness with good flatness tolerances.

Figure 2 illustrates a lapped and polished substrate 16. Fused silica (quartz) when etched (scratch-free) on the order of 8 to 10 mils thick is very flexible, that is it can be flexed at least 15° without cracking or breaking. Additionally, fused silica has the same approximate thermal

1 coefficients of expansion as deposited  $\text{SiO}_2$  on semiconductors, thereby providing no abnormal  
2 stresses when matched with silicon based devices.

3 After the lapping and polishing of the substrate, both first and second planar sides 18 and  
4 20 of the substrate are metallized first with a layer of chrome (approx. 200A) followed by a layer  
5 of gold (approximately 2KA). The other sides may also be metallized during this stage but  
6 whether this is done or not is not crucial.

7 Photolithographic techniques such as known to the tuning fork industry are performed on  
8 both planar sides of the substrate. These techniques are used to delineate an opening in the metal  
9 layers with the intent of providing exposed silica that will be etched to a square of approximately  
10 0.250" x 0.250". This size is offered by way of example. A wide variety of etching sizes are  
11 possible, for example 0.025" x 0.025" to 0.250" x 0.250" and possibly larger is considered  
12 feasible.

13 The opening in the metal will initially take on the form of aperture 22 in FIG. 3. The  
14 substrate is then etched in a solution such as HF or HF with ammonium. The etching should be  
15 conducted at a controlled temperature of 80C. The rate of removing the solute into solution in  
16 the vicinity of the hole can be enhanced with agitation.

17 The finished product will have the appearance of the square opening 24 in substrate 16 as  
18 shown in FIG. 4. If multi-chip modules are desired, a plurality of square openings would be  
19 made in the substrate.

20 The next stage is to place the substrate in a solution such as aqua-regia, to promote the  
21 removal of the Cr/Au as well as a small amount of silica. Further cleansing is performed by



**Navy Case No. 82299**

1 placing the substrate in a solution such as HF or ammonium/HF, thereby removing remaining  
2 traces of chrome. The substrate should now be prepared.

3 The next stage of production includes processing the die and its placement in the  
4 processed substrate. In this stage, the backside or second planar side of the die (opposite to its  
5 bonding pad or first planar side) is lapped so that the thickness of completed substrate and die is  
6 approximately 8 to 10 mils.

7 Using "pick and place" equipment as is known in the art, the "thinned" die is placed in  
8 the center aperture 24 of the fused silica (quartz) substrate 16 shown in FIG. 4. Figure 5 shows a  
9 cross-section through die 26 and the adjacent silica substrate. The distance between the die and  
10 substrate, shown as void 27, can be determined by the user however a typical such distance is on  
11 the order of 0.5 mils to 1.0 mil depending on registration requirements.

12 The next stage involves glassivation of the substrates. This can either be done in an  
13 operation involving a single substrate or a plurality of substrates. The following example is for  
14 an operation involving a plurality of substrates which lends itself to be processed as a "single"  
15 wafer using wafer fabrication techniques.

16 The substrates are mounted on a spinner to receive a low viscosity spun-on-glass (SOG).  
17 This operation can be a batch process wherein the number substrates processed is determined by  
18 the spinner head diameter. Figure 6 illustrates positioning of the substrates wherein the  
19 substrates are held in place via vacuum. The substrates are positioned initially with the pattern or  
20 first planar side of the dies facing downwardly.

21 Glass 28 is spun in a typical spun-on-glass process over the entire surface to a thickness

**Navy Case No. 82299**

1 of approximately 10KA done at room temperature. It is then put through a traditional bake to  
2 drive off volatiles. The entire batch is then turned over to perform the same process on the  
3 patterned "frontside" of the die and substrates. When complete, the substrates and dice will look  
4 as shown in the partial cross-section of FIG. 7. In this cross-section, glass 28 is shown flowed  
5 between die 26 and adjacent substrate 16 as well as over the top and bottom surfaces of these  
6 elements.

7 Using traditional photolithographic techniques, the spun-on-glass laying over the bonding  
8 pads of the die is removed. Techniques such as masking and etching or e-beam writing or its  
9 equivalent, for example, can be used. The "registration" on the die/substrate combination can be  
10 used for mask alignment purposes. Approximately a 0.002" x 0.002" square or .002" round of  
11 glass, for example, is removed over each bonding pad 30, see FIG. 8.

12 For enhanced thermal characteristics, SOG 28 is removed to expose the silicon backside  
13 of the die. For a 0.250" x 0.250" square die, the size of the opening should be approximately  
14 0.100" square or round.

15 The next processing stage includes the removal of aluminum oxide from the die bonding  
16 pads 30. Because  $AL_2O_3$  forms quickly on the aluminum pads, this oxide layer should be  
17 removed before metal traces are made.

18 The  $AL_2O_3$  is preferably removed by a pulsed laser in a pumped-down vacuum system. It  
19 may be preferable to remove existing  $AL_2O_3$  outside of a vacuum system and then remove "new  
20 growth"  $AL_2O_3$  in the vacuum system such as by use of a pulsed laser, back-sputtering, or other  
21 "high energy" oxide removal methods.

1           Once nascent aluminum has been exposed on the bonding pads, an aluminum layer is  
2 deposited, such as through use of an aluminization metal mask (FIG. 9). The aluminum layer is  
3 deposited on the top (bonding pad side) of the enclosures after a sputter etch or equivalent in the  
4 pumped down system. Figure 10 illustrates in a partial view how aluminum layer 32 is used to  
5 make good ohmic contact with the aluminum bonding pads 30 of die 26.

6           The next step includes patterning conductive traces in the newly deposited aluminum  
7 layer. Traditional techniques can be used to form aluminum conductive traces from the die  
8 bonding pads to the outer periphery of the enclosure. Figure 11A illustrates the bonding pad side  
9 of the enclosure with conductive traces 34. Figure 11B is a partial cross section illustrating these  
10 traces.

11           Described earlier is a way in which heat dissipation of the enclosure can be enhanced by  
12 removing at least a portion of the spun-on-glass from the backside of the die. When this has  
13 been done, it is possible to further enhanced heat dissipation by providing a thermal conductor in  
14 good contact to the backside of the die. Figure 11B illustrates in ghost lines such a thermal  
15 conductor 36 . Conductor 36 is deposited in a vacuum metallization system using traditional  
16 techniques.

17           By using traditional wafer saw methods, or by a similar separation method, the individual  
18 substrates with die are separated. The notch is used to orientate each substrate. Handling of the  
19 glassified enclosures may be automated much in the same way that quartz tuning forks are  
20 handled and electrically tested automatically.

21           An attribute of the invention allows it to be electrically interconnected without solder.

**Navy Case No. 82299**

1 The term "interconnected" has the meaning herein that the enclosure is placed in conductive  
2 contact with electrical components lying "outside" of the enclosure. As shown in FIGS. 12A and  
3 12B, the flexible properties of the thin fused silica (or equivalent) give enclosure 38 flexure  
4 properties so the device can be made arcuate (non-linear in shape) and inserted into a printed  
5 circuit board, for example, without the use of solder. The interconnection in such an instance is  
6 made by way of a pressure fit into an edge connector 40. Trace terminations 41 of enclosure 38  
7 are shown in conductive contact with traces 42 of edge connector 40.

8 For enclosures with leads (traces) on two opposite sides, the flexure property of the  
9 enclosure will allow mounting as shown in FIGS. 12 A and B, illustrating top and side views,  
10 respectively. Figures 13 A and B illustrate top and adjacent side views, respectively, of a four  
11 lead enclosure, having two pairs of opposite sided leads both pairs of which may be brought into  
12 conductive contact with edge connector 40. Also envisioned is a circular shaped die enclosure  
13 wherein leads run to the periphery of the enclosure much like the spokes of a wheel.

14 For all of these embodiments, rugged conductors can be added to the aluminum traces at  
15 the outer peripheries of the enclosures and a spun-on-glass can be applied to protect exposed  
16 sections of the aluminum conductors where desired. A metal such as copper can be applied to  
17 the aluminum traces for rugged contact areas. Of course, the metal must form a good aluminum  
18 metal interface and have long-term reliability.

19 Figures 14 A and B illustrate how the substantially orthogonal walled aperture (FIG. 14A)  
20 can be made with tapered walls (FIG. 14B) so that the die will "sit" on the tapered walls of the  
21 substrate material. This tapered design can be accomplished by traditional semiconductor

**Navy Case No. 82299**

1 processing techniques. It should also be noted that while traditional die are of a parallelogram  
2 shape, the invention is not limited to this configuration , as dies of other shapes, including disk-  
3 shaped, may be used as well.

4 The invention has many advantages and new features. The flexural properties of the  
5 enclosure enable the enclosure to be used as a “flat spring” that is interconnected to a board  
6 without solder, or the device can be “plugged into” a connector integrated circuit.

7 The enclosure of the invention is light in weight, thin and provides a hermetic almost ion  
8 free environment. It contains no lead frame and wire bonds and is assembled in relatively low  
9 temperature processing. It can be used with monometallic, narrow conductors for long-term  
10 reliability. The enclosure is radiation hard due to the lack of high "Z" materials in  
11 close proximity to semiconductor junctions, which otherwise will cause dose rate enhancement.

12 Obviously, many modifications and variations of the invention are possible in light of the  
13 above description. It is therefore to be understood that within the scope of the claims the  
14 invention may be practiced otherwise than as has been specifically described.